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ABSTRACT
Multi-core CPUs, along with recent advances in memory and buses,
render commodity hardware a strong candidate for software router
virtualization. In this context, we present the design of a new plat-
form for virtual routers on modern PC hardware. We further discuss
our design choices in order to achieve both high performance and
flexibility for packet processing.
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1. INTRODUCTION
Recent research has shown that modern PCs are a viable platform
for the implementation of high-performance software routers [1, 2].
The functionality provided by software routers combined with re-
cent virtualization technologies allows multiple instances of routers
to run concurrently on a single box while offering highly config-
urable forwarding planes and custom routing protocols. Some re-
cent PC-based virtual router prototypes [3] have been proposed,
but none of them exploit recent advances in commodity hardware
such as multi-core CPUs or network interface cards with hardware
multi-queuing.
In [1] we showed that the main performance bottleneck for PC-
based software routers is main memory access. With the memory
subsystem as the limiting factor for at least the next few years, the
number of spare CPU cycles is likely to increase. To exploit these
resources we can certainly consolidate a set of software routers run-
ning concurrently on the same hardware, inline with conventional
server virtualization. However, the short-lived nature of packets in-
side a router makes router virtualization challenging and certainly
more demanding. Is it possible to have the best of two worlds,
building a flexible virtual router platform that also reaches the per-
formance limits of the underlying hardware?
Motivated by this challenge, we present a new platform for soft-
ware virtual routers on commodity hardware. The platform lever-
ages modern and emerging hardware trends to provide: (i) con-
solidation of virtual data planes onto a common forwarding do-
main, (ii) highly configurable forwarding planes for advanced pro-
grammability, and (iii) the forwarding tree1 as the basic resource al-
location unit for the mapping of virtual router components to cache
hierarchies.
2. PLATFORM DESIGN OVERVIEW
The design of our virtual router platform is mainly driven by
performance and flexibility. We use Xen’s [4] paravirtualization
to host the guest domains and Click [5] for packet processing and
forwarding.
The platform comprises the following basic components (Fig. 1):
(i) a management domain for the management of guest domains,
(ii) an isolated driver domain (IDD) for aggregated packet forward-
ing, and (iii) a number of guest domains for hosting control planes
(one per virtual router), and optionally forwarding planes when in-
creased isolation and safety properties are required.
The IDD is a virtual machine that has physical devices mapped
to it and runs the appropriate device driver and router software re-
quired to host our forwarding planes (FPs). The IDD hosts the
merged forwarding paths and provides the ability to control and
configure the individual FPs to their respective guest domains. The
merging process enables the consolidation of all FPs within the
IDD, allowing a large number of virtual routers to share common
network interfaces. In [1], we showed that forwarding within a
common domain provides significantly higher performance than
forwarding in the separate guest domains by avoiding costly per-
packet hypervisor domain context switches. Fig. 1 depicts this con-
figuration with FP1 running in the IDD.
The platform supports two additional packet forwarding config-
urations: (i) splitting a FP between an IDD and a separate guest
domain while using local I/O channels for inter-domain communi-
cation (e.g., FP2 and FP2’ in Fig. 1); and (ii) mapping interfaces
directly into guest domains so that each FP resides in a separate
guest domain (e.g., FP3 in Fig. 1). Configuration (i) can be used to
safely run FPs that include untrusted Click elements without com-
promising the performance and safety of other virtual routers’ FPs.
1A forwarding tree is the set of packet processing elements neces-
sary to move a packet from a single input to all possible outputs.
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Figure 1: Platform overview.
In configuration (ii) we can directly access the network interfaces
from a guest domain, but only by allocating whole (unshared) in-
terfaces to the domain, resulting in coarse network resource shar-
ing. To overcome this issue, we need virtualized network interface
support both on the hardware side (e.g., Virtual Machine Devices
Queue, VMDq) as well as on the software side (i.e., in the Xen
Hypervisor).
The control planes for the virtual routers reside in the guest do-
mains. The platform supports off-the-shelf control plane solutions
running in user space, such as XORP or Quagga. For further details
on the platform design and implementation, see [6].
3. FORWARDING PATH ARCHITECTURE
In order to maximize the performance of PC-based virtual routers,
the CPU cores and the cache memory hierarchies need to be care-
fully exploited. A cache hierarchy is the set of caches within one
CPU package, with a PC potentially containing several CPUs and
thus several hierarchies. As a result, the aim when implementing
a virtual router should be to keep a packet as deep as possible in-
side a cache hierarchy (i.e., close to the cores) while distributing
the packet processing over as many spare cores as possible within
the same cache hierarchy. This ensures that processing is not CPU-
limited since multiple cores are in use, while reducing expensive
accesses to main memory.
A software router’s internal organization can be viewed as a
graph of interconnected packet processing elements. With this in
mind, achieving high performance is non-trivial: while allocating a
whole router onto a cache hierarchy is possible, it may not always
be desirable, since confining the whole of a software router to only
a subset of the cores in the system would result in poor resource
utilization.
Even though it is not possible to know in advance to which output
interfaces packets have to be switched, they should be kept within
a single cache hierarchy whilst distributing the packet processing
over as many spare cores as possible within that hierarchy. The key
to solving this is to realize that a router’s graph organization can be
decomposed into a series of forwarding trees. Each of these for-
warding trees is associated with an input interface and represents
all of the possible forwarding paths followed by packets entering
through that interface. Fig. 2 illustrates such a configuration where
three forwarding trees are rooted at the input interfaces, each with
its own set of independent elements. The advantage of using a for-
warding tree is that its elements can all be allocated to the same
cache hierarchy, thus confining packets to this hierarchy and reduc-
ing main memory accesses. In addition, forwarding trees compose
a smaller allocation unit than routers, providing more flexibility
when exploiting hardware resources and implementing fairness. In
order to avoid conflicts among the trees during the lookup oper-
ation, we replicate the forwarding information base on all cache
hierarchies.

























Figure 2: Forwarding path architecture. MPD stands for mul-
tiple poll device, TB for token bucket and TD for todevice.
ther properties of our forwarding architecture. First of all, by using
hardware multi-queueing and classification based on VMDq avail-
able in recent network interface cards (NIC), each interface (both
input and output) is split into as many hardware queues as there
are virtual routers (VRs). This organization ensures that every in-
terface is shared (i.e. virtualized) among the VRs and every VR
can access the interfaces in parallel. Of course, this also ensures
that multiple cores can access the interfaces in parallel, providing
significantly improved performance. However, being able to access
an interface simultaneously still does not prevent the system from
the costly overhead of a context-switch when an empty hardware
queue is accessed. To mitigate this overhead, we propose to extend
Click’s original PollDevice element, so that multiple input queues
(from multiple input ports) can be assigned to a single element.
This reduces the probability that no packets will be processed by
an element when it gets scheduled.
Using hardware multi-queueing on the output ports results in im-
proved performance as well, due to the true parallelization given
by the independent access to multiple queues. Having said that,
it is worth noting that once a packet has been placed in a hard-
ware queue, it is out of the control of the router. As a result, if the
NIC does not support certain features such as traffic management
or advanced scheduling policies, these must be handled in software
by coordinating the output tasks involved. This, in turn, brings
back the need for synchronization primitives (e.g., locks) and/or
data structures (e.g., token buckets), as illustrated in Fig. 2.
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